

What is claimed is:

1           1.     A method for modeling a physical memory for use in an  
2 electronic design, the method comprising the steps of:  
3           modeling a memory write operation using a lookup table; and  
4           modeling a memory read operation using the lookup table.

1           2.     The method of claim 1, wherein the step of modeling a memory  
2 write operation comprises the steps of:

3           receiving a plurality of write address bits corresponding to a write  
4 address of the physical memory to which a plurality of write data bits are  
5 written by the electronic design;

6           receiving the plurality of write data bits corresponding to write data  
7 written to the physical memory at the write address; and

8           determining whether the lookup table comprises a first entry that  
9 contains the plurality of write address bits in an address field and a valid bit  
10 of the first entry is asserted.

1           3.     The method of claim 2, wherein the step of modeling a memory  
2 write operation further comprises the step of:

3           writing the plurality of write data bits to a data field of the first entry if  
4 the first entry contains the plurality of write address bits in the address field  
5 and a valid bit of the first entry is asserted.

09586191.060200

1           4.     The method of claim 2, wherein the step of modeling a memory  
2 write operation further comprises the following steps if the first entry does  
3 not contain the plurality of write address bits in the address field and a valid  
4 bit of the first entry is not asserted:

5                 finding a second entry in the lookup table wherein a valid bit of the  
6 second entry is not asserted;

7                 writing the plurality of write address bits to an address field of the  
8 second entry;

9                 writing the plurality of write data bits to a data field of the second  
10 entry; and

11                 asserting the valid bit of the second entry.

1           5.     The method of claim 1, wherein the step of creating a memory  
2 read operation comprises the steps of:

3                 receiving a plurality of read address bits corresponding to a read  
4 address of the physical memory from which a plurality of read data bits are  
5 read by the electronic design; and

6                 determining whether the lookup table comprises a first entry that  
7 contains the plurality of read address bits in an address field and a valid bit of  
8 the first entry is asserted.

1 6. The method of claim 5, wherein the step of creating a memory  
2 read operation further comprises the step of:  
3 returning the plurality of read data bits from a data field of the first  
4 entry if the first entry contains the plurality of read address bits in the  
5 address field and a valid bit of the first entry is asserted.

1 7. The method of claim 5, wherein the step of creating a memory  
2 read operation further comprises the following steps if the first entry does  
3 not contain the plurality of read address bits in the address field and a valid  
4 bit of the first entry is not asserted:

5 finding a second entry in the lookup table wherein a valid bit of the  
6 second entry is not asserted;

7 writing the plurality of read address bits to an address field of the  
8 second entry;

9 assigning a plurality of read data bits corresponding to an arbitrary  
10 data value to a data field of the second entry;

11 asserting the valid bit of the second entry; and

12 returning the arbitrary data value.

1 8. The method of claim 7, wherein the arbitrary data value  
2 represents an initial value of the plurality of read data bits after an  
3 initialization step.

1 9. The method of claim 1, wherein a number of entries in the  
2 lookup is limited by a total number of memory operations that can occur over  
3 a given number of clock cycles, the total number of memory operations being  
4 computed by the steps of:

5 computing a total number of memory operations that can be performed  
6 per clock cycle; and

7 multiplying the total number of memory operations that can be  
8 performed per clock cycle by the given number of clock cycles.

1 10. The method of claim 9, further comprising the steps of:  
2 determining a number of memory read operations in a property; and  
3 adding the number of memory read operations in a property to the  
4 total number of memory operations.

1 11. The method of claim 1, further comprising the step of:  
2 initializing a plurality of bits in a data field of an entry of the lookup  
3 table to an initial value.

1 12. A method for modeling an uninterpreted combinational block of  
2 an electronic circuit design in a lookup table, the uninterpreted combinational  
3 block being represented by a combinational function having an argument, the  
4 method comprising the steps of:

5 initializing the lookup table;  
6 receiving the argument;  
7 determining whether the lookup table comprises a first entry that  
8 contains the argument in an address field of the first entry and a valid bit of  
9 the first entry is asserted; and  
10 returning a data value in a data field of the first entry if the first entry  
11 contains the argument and the valid bit of the first entry is asserted, the data  
12 value being associated with the argument.

1 13. The method of claim 12, further comprising the steps of writing  
2 the argument to an address field of a second entry having an unasserted  
3 valid bit, assigning an arbitrary data value to a data field of the second entry  
4 wherein the arbitrary data value is prospectively associated with the  
5 argument, asserting the valid bit of the second entry, and returning the  
6 arbitrary data value if the lookup table does not comprise a first entry that  
7 contains the argument in the address field of the first entry and the valid bit  
8 of the first entry is not asserted.

1 14. A method for modeling a physical memory in an electronic  
2 circuit design, the method comprising the steps of:  
3 receiving a plurality of write address bits corresponding to a write  
4 address of the physical memory to which the electronic circuit design writes  
5 a plurality of write data bits;

6 receiving the plurality of write data bits written by the electronic circuit  
7 design to the physical memory at the write address;  
8 modeling a memory write operation in a memory model to represent a  
9 memory write operation in the physical memory; and  
10 determining whether the memory model comprises an entry that  
11 contains the plurality of write address bits in an address field and whether a  
12 valid bit of the entry is asserted.

1 15. The method of claim 14, wherein the plurality of write data bits  
2 are written to a data field of the entry if the entry contains the plurality of  
3 write address bits in the address field and the valid bit of the entry is  
4 asserted.

5 16. The method of claim 14, further comprising the following steps if  
6 the entry does not contain the plurality of write address bits in the address  
7 field and a valid bit of the entry is not asserted:

8 finding a second entry in the memory model wherein a valid bit of the  
9 second entry is not asserted;

10 writing the plurality of write address bits to an address field of the  
11 second entry;

12 writing the plurality of write data bits to a data field of the second  
13 entry; and

14 asserting the valid bit of the second entry.

1 17. The method of claim 14, further comprising the steps of:  
2 receiving a plurality of read address bits corresponding to a read  
3 address of the physical memory from which the electronic circuit design  
4 reads a plurality of read data bits;  
5 modeling a memory read operation in the memory model to represent a  
6 memory read operation in the physical memory; and  
7 determining whether the entry contains the plurality of read address  
8 bits in the address field and whether the valid bit of the entry is asserted.

1 18. The method of claim 17, wherein the plurality of read data bits  
2 from a data field of the entry is returned if the entry contains the plurality of  
3 read address bits in the address field and the valid bit of the entry is  
4 asserted.

1 19. The method of claim 17, further comprising the following steps  
2 if the entry does not contain the plurality of read address bits in the address  
3 field and a valid bit of the entry is not asserted:  
4 finding a second entry in the memory model wherein a valid bit of the  
5 second entry is not asserted;  
6 writing the plurality of read address bits to an address field of the  
7 second entry;

09586191 "060200

8 assigning a plurality of read data bits corresponding to an arbitrary  
9 value to a data field of the second entry;  
10 asserting the valid bit of the second entry; and  
11 returning the arbitrary value.

1 20. The method of claim 14, wherein the memory model comprises  
2 a lookup table.

1 21. The method of claim 20, wherein a total number of entries of  
2 the lookup table is greater than or substantially equal to a total number of  
3 memory operations that can occur over a given number of clock cycles, the  
4 total number of memory operations being computed by the steps of:

5 determining a number of read ports of the physical memory;  
6 determining a number of write ports of the physical memory;  
7 computing a total number of memory operations that can be performed  
8 per clock cycle; and

9 multiplying the total number of memory operations that can be  
10 performed per clock cycle with the given number of clock cycles.

1 22. The method of claim 21, further comprising the steps of:  
2 determining a number of memory read operations in a property; and  
3 adding the number of memory read operations in a property to the  
4 total number of memory operations.



23. A method for modeling an electronic circuit design having a physical memory, the physical memory being represented by a lookup table, the method comprising the steps of:

creating the lookup table, the lookup table having a total number of entries that is greater than or substantially equal to an upper limit;

creating a hardware description language description of the memory model and a plurality of components of the electronic circuit design;

synthesizing a gate level description of the memory model and the plurality of components of the electronic circuit design;

verifying operation of the electronic circuit design using a set of properties.

24. The method of claim 23, wherein the step of creating the memory model comprises the steps of:

receiving a plurality of write address bits corresponding to a write address of the physical memory to which the electronic circuit design writes a plurality of write data bits;

receiving the plurality of write data bits written by the electronic circuit design to the physical memory at the write address;

receiving a plurality of read address bits corresponding to a read address of the physical memory from which the electronic circuit design reads a plurality of read data bits;

11 determining whether the lookup table comprises an entry that contains  
12 the plurality of read address bits in the address field and whether the valid bit  
13 of the entry is asserted;

14 returning the plurality of read data bits from a data field of the entry if  
15 the entry contains the plurality of read address bits in the address field and a  
16 valid bit of the entry is asserted;

17 determining whether the lookup table comprises an entry that contains  
18 the plurality of write address bits in an address field and whether a valid bit  
19 of the entry is asserted; and

20 writing the plurality of write data bits to the data field of the entry if  
21 the entry contains the plurality of write address bits in the address field and  
22 the valid bit of the entry is asserted.

1 25. The method of claim 24, further comprising the following steps  
2 if the entry does not contain the plurality of read address bits in the address  
3 field and a valid bit of the entry is not asserted:

4 finding a second entry in the lookup table wherein a valid bit of the  
5 second entry is not asserted;

6 writing the plurality of read address bits to an address field of the  
7 second entry;

8 assigning a plurality of read data bits corresponding to an arbitrary  
9 value to a data field of the second entry;

10 asserting the valid bit of the second entry; and

11 returning the arbitrary value.

1 26. The method of claim 24, further comprising the following steps  
2 if the entry does not contain the plurality of write address bits in the address  
3 field and a valid bit of the entry is not asserted:

4 finding a second entry in the memory model wherein a valid bit of the  
5 second entry is not asserted;

6 writing the plurality of write address bits to an address field of the  
7 second entry;

8 writing the plurality of write data bits to a data field of the second  
9 entry; and

10 asserting the valid bit of the second entry.

1 27. The method of claim 23, wherein the upper limit represents a  
2 total number of memory operations that can occur over a given number of  
3 clock cycles, the total number of memory operations being computed by the  
4 steps of:

5 determining a total number of memory read ports in the physical  
6 memory;

7 determining a total number of memory write ports in the physical  
8 memory;

9 computing a total number of memory operations that can be performed  
10 per clock cycle;

11 multiplying the total number of memory operations that can be  
12 performed per clock cycle with the given number of clock cycles.

1 28. The method of claim 27, further comprising the steps of:  
2 determining a number of memory read operations performed in the set  
3 of properties; and  
4 adding the number of memory read operations performed in the set of  
5 properties to the total number of memory operations.

1 29. A processor readable storage medium having processor readable  
2 code embodied on the processor readable storage medium, the processor  
3 readable code for programming a processor to perform a method for creating  
4 a memory model for use in modeling an electronic circuit design having a  
5 physical memory, the method comprising the steps of:  
6 modeling a memory write operation using a lookup table; and  
7 modeling a memory read operation using the lookup table.

1 30. The processor readable storage medium of claim 29, wherein  
2 the step of modeling a memory write operation comprises the steps of:  
3 receiving a plurality of write address bits corresponding to a write  
4 address of the physical memory to which a plurality of write data bits are  
5 written by the electronic design;

6 receiving the plurality of write data bits written to the physical memory  
7 at the write address;

8 determining whether the lookup table comprises a first entry that  
9 contains the plurality of write address bits in an address field and a valid bit  
10 of the first entry is asserted; and

11 writing the plurality of write data bits to a data field of the first entry if  
12 the first entry contains the plurality of write address bits in the address field  
13 and the valid bit of the first entry is asserted.

1 31. The processor readable storage medium of claim 30, wherein  
2 the step of modeling a memory write operation further comprises the  
3 following steps if the first entry does not contain the plurality of write  
4 address bits in the address field and a valid bit of the first entry is not  
5 asserted:

6 finding a second entry in the lookup table wherein a valid bit of the  
7 second entry is not asserted;

8 writing the plurality of write address bits to an address field of the  
9 second entry;

10 writing the plurality of write data bits to a data field of the second  
11 entry; and

12 asserting the valid bit of the second entry.

1 32. The processor readable storage medium of claim 29, wherein  
2 the step of creating a memory read operation comprises the steps of:

3 receiving a plurality of read address bits corresponding to a read  
4 address of the physical memory from which a plurality of read data bits are  
5 read by the electronic design;

6 determining whether the lookup table comprises a first entry that  
7 contains the plurality of read address bits in an address field and a valid bit of  
8 the first entry is asserted; and

9 returning the plurality of read data bits from a data field of the first  
10 entry if the first entry contains the plurality of read address bits in the  
11 address field and the valid bit of the first entry is asserted.

1 33. The processor readable storage medium of claim 32, wherein  
2 the step of creating a memory read operation further comprises the following  
3 steps if the first entry does not contain the plurality of read address bits in  
4 the address field and the valid bit of the first entry is not asserted:

5 finding a second entry in the lookup table wherein a valid bit of the  
6 second entry is not asserted;

7 writing the plurality of read address bits to an address field of the  
8 second entry;

9 assigning a plurality of read data bits corresponding to an arbitrary  
10 value to a data field of the second entry;

11 asserting the valid bit of the second entry; and  
12 returning the arbitrary value.

1 34. An apparatus for creating a memory model for use in modeling  
2 an electronic design having a physical memory, the apparatus comprising:  
3 an output device;  
4 a processor, in communication with the output device; and  
5 a processor readable storage medium for storing code, the processor  
6 readable storage medium being in communication with the processor, the  
7 code capable of programming the processor to perform the steps of:  
8 receiving a plurality of write address bits corresponding to a  
9 write address of the physical memory to which the electronic circuit  
10 design writes a plurality of write data bits;  
11 receiving the plurality of write data bits written by the electronic  
12 circuit design to the physical memory at the write address;  
13 receiving a plurality of read address bits corresponding to a read  
14 address of the physical memory from which the electronic circuit  
15 design reads a plurality of read data bits;  
16 modeling a memory write operation using a memory model;  
17 modeling a memory read operation using the memory model;  
18 determining whether the memory model comprises an entry that  
19 contains the plurality of write address bits in an address field and  
20 whether a valid bit of the entry is asserted; and

21 determining whether the entry contains the plurality of read  
22 address bits in the address field and whether the valid bit of the entry  
23 is asserted.

1 35. The apparatus of claim 34, wherein the code capable of  
2 programming the processor performs the following steps if the entry does not  
3 contain the plurality of read address bits in the address field and a valid bit of  
4 the entry is not asserted:

5 finding a second entry in the memory model wherein a valid bit of the  
6 second entry is not asserted;

7 writing the plurality of read address bits to an address field of the  
8 second entry;

9 assigning a plurality of read data bits corresponding to an arbitrary  
10 value to a data field of the second entry;

11 asserting the valid bit of the second entry; and

12 returning the arbitrary value.

1 36. The apparatus of claim 34, wherein the code capable of  
2 programming the processor further comprises the step of:

3 returning the plurality of read data bits from a data field of the entry if  
4 the entry contains the plurality of read address bits in the address field and  
5 the valid bit of the entry is asserted.



1 37. The apparatus of claim 34, wherein the code capable of  
2 programming the processor performs the following steps if the entry does not  
3 contain the plurality of write address bits in the address field and a valid bit  
4 of the entry is not asserted:

5 finding a second entry in the memory model wherein a valid bit of the  
6 second entry is not asserted;

7 writing the plurality of write address bits to an address field of the  
8 second entry;

9 writing the plurality of write data bits to a data field of the second  
10 entry; and

11 asserting the valid bit of the second entry.

1 38. The apparatus of claim 34, wherein the code capable of  
2 programming the processor further comprises the step of:

3 writing the plurality of write data bits to a data field of the entry if the  
4 entry contains the plurality of write address bits in the address field and the  
5 valid bit of the entry is asserted.

1 39. The apparatus of claim 34, wherein the memory model  
2 comprises a lookup table.

1 40. The apparatus of claim 39, wherein a total number of entries of  
2 the lookup table is greater than or substantially equal to a total number of  
3 memory operations that can occur over a given number of clock cycles, the  
4 total number of memory operations being computed by the steps of:

5 determining a number of read ports of the physical memory;

6 determining a number of write ports of the physical memory;

7 computing a total number of memory operations that can be performed  
8 by the electronic design per clock cycle; and

9 multiplying the total number of memory operations that can be  
10 performed per clock cycle by the given number of clock cycles.

1 41. The apparatus of claim 40, further comprising the steps of:

2 determining a number of memory read operations in a property, the  
3 property being a set of behaviors of the physical memory; and

4 adding the number of memory read operations in a property to the  
5 total number of memory operations.

1 42. An apparatus for creating a model of an uninterpreted  
2 combinational block of an electronic circuit design using a lookup table, the  
3 uninterpreted combinational block being represented by a combinational  
4 function having an argument, the apparatus comprising:

5 an output device;

6 a processor, in communication with the output device; and  
7 a processor readable storage medium for storing code, the processor  
8 readable storage medium being in communication with the processor, the  
9 code capable of programming the processor to perform the steps of:  
10 receiving the argument;  
11 determining whether the lookup table comprises a first entry  
12 that contains the argument in an address field of the first entry and a  
13 valid bit of the first entry is asserted; and  
14 returning a data value in a data field of the first entry if the first  
15 entry contains the argument and the valid bit of the first entry is  
16 asserted, the data value being associated with the argument.

1 43. The apparatus of claim 42, wherein the code capable of  
2 programming the processor further comprises the step of:  
3 initializing the lookup table.

1 44. The apparatus of claim 42, wherein the code capable of  
2 programming the processor further comprises the steps of writing the  
3 argument to an address field of a second entry having an unasserted valid  
4 bit, assigning an arbitrary data value to a data field of the second entry  
5 wherein the arbitrary data value is prospectively associated with the  
6 argument, asserting the valid bit of the second entry, and returning the  
7 arbitrary data value if the lookup table does not comprise a first entry that

8 contains the argument in the address field of the first entry and the valid bit  
9 of the first entry is not asserted.

8A<sup>9</sup>

002090" T6T98560